TC528126BJ/BZ/BFT/BTR-80,-10

TENTATIVE DATA

131, 072WORDS × 8BITS MULTIPORT DRAM

DESCRIPTION

The TC528126BJ/BZ/BFT/BTR is a CMOS multiport memory equipped with a 131,072-words by 8-bits dynamic random access memory (RAM) port and a 256-words by 8-bits static serial access memory (SAM) port. The TC528126BJ/BZ/BFT/BTR supports three types of operations; Random access to and from the RAM port, high speed serial access to and from the SAM port and bidirectional transfer of data between any selected row in the RAM port and the SAM port. The RAM port and the SAM port can be accessed independently except when data is being transferred between them internally. The TC528126BJ/BZ/BFT/BTR is fabricated using Toshiba's CMOS silicon gate process as well as advanced circuit designs to provide low power dissipation and wide operating margins.

FEATURES

| | ITEM | TC528126BJ/ | BZ/BFT/BTR | l |
|-------------------|-----------------------------------|-------------|------------|---|
| | I I CIVI | - 80 | - 10 | |
| tRAC | RAS Access Time (Max.) | 80ns | 100ns | l |
| t _{CAC} | CAS Access Time (Max.) | 25ns | 25ns | ı |
| tAA | Column Address Access Time (Max.) | 45ns | 50ns | l |
| t _{RC} | Cycle Time (Min.) | 150ns | 180ns | l |
| tpc | Page Mode Cycle Time (Min.) | 50ns | 55ns | l |
| tsca | Serial Access Time (Max.) | 25ns | 25ns | l |
| tscc | Serial Cycle time (Min.) | 30ns | 30ns | l |
| I _{CC1} | RAM Operating Current | 90mA | 75mA | l |
| | (SAM : Standby) | | | l |
| I _{CC2A} | SAM Operating Current | 50mA | 50mA | ١ |
| | (RAM : Standby) | | | l |
| Iccz | Standby Current | 10mA | 10mA | J |

TCT3043CD1

- Single power supply of 5V±10% with a built-in V_{BB} generator
- All inputs and outputs: TTL Compatible

Organization RAM Port SAM Port : 131,072words×8bits : 256words×8bits

RAM Port

Fast Page Mode, Read - Modify - Write CAS before RAS Refresh, Hidden Refresh RAS only Refresh, Write per Bit 512 refresh cycles/8ms

512 refresh cycles/oms
SAM Port
High Speed Serial Read/Write Capability
256 Tap Locations
Fully Static Register
RAM-SAM Bidirectional Transfer
Read/Write/Pseudo Write Transfer

Real Time Read Transfer

Package TC528126BJ TC528126BZ TC528126BFT : SOJ40 - P - 400 : ZIP40 - P - 475 : TSOP44 - P - 400B : TSOP44 - P - 400C

TC528126BTR


PIN NAME

| A0~A8 | Address inputs |
|-----------------------------------|---------------------|
| RAS | Row Address Strobe |
| CAS | Column Address |
| | Strobe |
| DT / OE | Data Transfer/ |
| | Output Enable |
| WB/WE | Write per Bit/Write |
| | Enable |
| W1/IO1~W8/ | Write Mask/Data IN |
| 108 | , OUT |
| sc | Serial Clock |
| SE | Serial Enable |
| SIO1~SIO8 | Serial Input/Output |
| V _{CC} / V _{SS} | Power (5V) / Ground |
| N. C. | No Connection |

| PIN (| CONNECTION | (TOP | VIEW) | |
|---------|------------|-------|-------|-------------|
| F20126B | 7 TCE201 | SCOET | | TC529126PTP |

| Ţ | 52812 | 26B | J | 10 | .5281 | 26B | Z | 105 | 281 | 268 | FI | 105 | 281 | 268 | IK |
|--|---------------------------------------|--|---|--|--|--|--------------------------|--|--|--|---|---|--|------------------------------------|---|
| SC [SIO1 [SIO2 [SIO3 [SIO4 [DT/OE [W1 / IO1 [W3 / IO3 [W4 / IO4 [Vcc1 [W8 / WE [RAS [RAS [NC | O 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 | 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 | V ₅₅ 1 Si08 Si07 Si06 C'05 SE W8 / I08 W7 / I07 W6 / I06 W5 / I05 V ₅₅ 2 NC CAS | W5/IO5 W7/IO7 SE SIO6 SIO8 SC SIO2 SIO4 W1/IO1 W3/IO3 W4/IO4 W8 / WE A8 V553 | 33 33 33 33 33 33 33 33 33 33 33 33 33 | 2 4 5 8 10 12 14 16 20 22 24 26 28 | W6/IO6 W8/IO8 SIO5 | SC [SIO1 [SIO2 [SIO3 [SIO4 [] T/OE [] W1/IO1 [W2/IO2 [W3/IO3 [W4/IO4 [] W8/IO4 | 0 1 2 3 4 5 6 7 8 9 10 | 44 43 42 41 40 39 38 37 36 35 32 31 30 29 | V ₅₅ 1 SiO8 SiO7 SiO6 SiO5 SE W8/108 W7/107 W6/106 W5/105 NC NC | V ₅₅ 1 [SIO8 SIO7 [SIO6 0 SIO5 0 SE [W8/108 [W7/107 0 W6/106 [W5/105 0 V ₅₅ 2 [NC [NC] CAS [| 44 43 42 41 40 39 38 37 36 35 32 31 30 29 | O 1 2 3 4 5 6 7 8 9 10 13 14 15 16 | SC SIO1 SIO2 SIO3 SIO4 DT/OE W1/IO1 W2/IO2 W3/IO3 W4/IO4 Vcc1 W6/WE MC MC MAS |
| RAS [| 14 | 27 |] CAS | V ₅₅ 3 | 22 | 28 | | ис 🛚 | 15 | 30 | NC NC | NC 🛚 | 30 | 15 | F NC |
| A8 [| 16 | 25 |] A0 | NC | ac : | 30 32 34 | A4 V _{CC} 2 | RAS [] NC [] A8 [] | 16 17 18 | 28 | D CAS | NC [] | 28 | 17 |] NC] A8 |
| A6 [A5 [A4 [| 18 | 23 |] A1] A2] A3 | A2 | 250 270 | 36. | A3 A1 NC | A6 [] A5 [] | 19 | 26 | A1 A2 | A1 [] A2 [] | 27 26 25 | 19 | A6 A5 |
| v _{cc} 2 C | | | | CAS | [39] | 40 | NC | A4 [] V _{CC} 2 [] | | |] A3] A7 | A3 [A7 [| 24 | |] A4] V _{CC} 2 |

TCF2012CD7



TC528126BJ/BZ/BFT/BTR-80,-10 -

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | ITEM | RATING | UNIT | NOTE |
|------------------------------------|------------------------------|-----------|--------|------|
| V _{IN} , V _{OUT} | Input Output Voltage | - 1.0~7.0 | V | 1 |
| V _{CC} | Power Supply Voltage | - 1.0~7.0 | V | 1 |
| T _{OPR} | Operating Temperature | 0~70 | °C | 1 |
| T _{STG} | Storage Temperature | - 55~150 | °C | 1 |
| Tsolder | Soldering Temperature · Time | 260-10 | °C·sec | 1 |
| P _D | Power Dissipation | 1 | w | 1 |
| Гоит | Short Circuit Output Current | 50 | mA | 1 |

RECOMMENDED D.C. OPERATING CONDITIONS (Ta = $0 \sim 70^{\circ}$ C)

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | NOTE |
|-----------------|----------------------|-------|------|------|------|------|
| V _{CC} | Power Supply Voltage | 4.5 | 5.0 | .5.5 | V | 2 |
| V _{IH} | Input High Voltage | 2.4 | _ | 6.5 | V | 2 |
| V _{IL} | Input Low Voltage | - 1.0 | - | 0.8 | V | 2 |

CAPACITANCE ($V_{CC} = 5V$, f = 1MHz, Ta = 25°C)

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
|-----------------|--------------------------|------|------|------|
| C ₁ | Input Capacitance | _ | 7 | pF |
| C _{IO} | Input/Output Capacitance | - | 9 | μ. |

Note: This parameter is periodically sampled and is not 100% tested.

D.C. ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $Ta = 0 \sim 70$ °C)

| ITEMA (DAMA DODT) | | | TC528126BJ/BZ/BFT/BTR-80 TC528126BJ/BZ/BFT/BTR-1 | | | | | |
|--|----------|-------------------|--|------|------|------|------|------|
| ITEM (RAM PORT) | SAM PORT | SYMBOL | MIN. | MAX. | MIN. | MAX. | UNIT | NOTE |
| OPERATING CURRENT (RAS. CAS Cycling) | Standby | lcc1 | _ | 90 | - | 75 | | 3, 4 |
| $\left(\begin{array}{c} \overline{RAS}, \overline{CAS} \text{ Cycling} \\ t_{RC} = t_{RC} \text{ min.} \end{array}\right)$ | Active | I _{CC1A} | - | 130 | - | 115 | | 3, 4 |
| STANDBY CURRENT $(\overline{RAS}, \overline{CAS} = V_{1H})$ | Standby | I _{CC2} | - | 10 | - | 10 | | |
| "" | Active | I _{CC2A} | _ | 50 | - | 50 | | 3, 4 |
| AS ONLY REFRESH CURRENT | Standby | Іссз | - | 90 | - | 75 | | 3, 4 |
| $\left(\begin{array}{c} \overline{RAS} \text{ Cycling, } \overline{CAS} = V_{IH} \\ t_{RC} = t_{RC} \text{ min.} \end{array}\right)$ | Active | Іссза | - | 130 | | 115 | mA | 3, 4 |
| PAGE MODE CURRENT | Standby | I _{CC4} | - | 80 | - | 65 | | 3, 4 |
| $\left(\begin{array}{c} \overline{RAS} = V_{IL}, \ \overline{CAS} \ \text{Cycling} \\ t_{PC} = t_{PC} \ \text{min.} \end{array}\right)$ | Active | I _{CC4A} | - | 120 | - | 105 | | 3, 4 |
| CAS BEFORE RAS REFRESH CURRENT | Standby | l _{CC5} | - | 90 | - | 75 | | 3, 4 |
| $\left(\begin{array}{c} \overline{RAS} \text{ Cycling, } \overline{CAS} \text{ Before } \overline{RAS} \\ t_{RC} = t_{RC} \text{ min.} \end{array}\right)$ | Active | I _{CC5A} | | 130 | _ | 115 | | 3, 4 |
| DATA TRANSFER CURRENT | Standby | I _{CC6} | - | 110 | _ | 95 | | 3, 4 |
| $\left(\begin{array}{c} \overline{RAS}, \ \overline{CAS} \ \text{Cycling} \\ t_{RC} = t_{RC} \ \text{min.} \end{array}\right)$ | Active | I _{CC6A} | | 150 | - | 135 | | 3, 4 |

| ITEM | SYMBOL | MIN. | MAX. | UNIT | NOTE |
|---|-------------------|------|------|------|------|
| INPUT LEAKAGE CURRENT $0V \le V_{IN} \le 6.5V$, All other pins not under test = $0V$ | l _{I(L)} | - 10 | 10 | μΑ | |
| OUTPUT LEAKAGE CURRENT 0V≤V _{OUT} ≤5.5V, Output Disable | I _{O(L)} | - 10 | 10 | μΑ | |
| OUTPUT "H" LEVEL VOLTAGE I _{OUT} = -2mA | V _{ОН} | 2.4 | | ٧ | |
| OUTPUT "L" LEVEL VOLTAGE I _{OUT} = 2mA | V _{OL} | | 0.4 | V | |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C. OPERATING CONDITIONS $(V_{CC}=5V\pm10\%,\ Ta=0{\sim}70^{\circ}C)\ (Notes:5,\ 6,\ 7)$

| | | TC528126BJ/I | BZ/BFT/BTR-80 | TC528126BJ/ | BZ/BFT/BTR-10 | UNIT | NOT |
|-------------------|--|--------------|---------------|-------------|---------------|------|------|
| SYMBOL | PARAMETER | MIN. | MAX. | MIN. | MAX. | ONI | NOT |
| t _{RC} | Random Read or Write Cycle Time | 150 | | 180 | | | |
| t _{RMW} | Read - Modify - Write Cycle Time | 195 | | 235 | | | |
| t _{PC} | Fast Page Mode Cycle Time | 50 | | 55 | | | |
| t _{PRMW} | Fast Page Mode Read - Modify - Write Cycle | 90 | | 100 | | | |
| CPRIVIVV | Time | | | | | | |
| t _{RAC} | Access Time from RAS | | 80 | | 100 | | 8,14 |
| tAA | Access Time from Column Address | | 45 | | 50 | | 8,14 |
| t _{CAC} | Access Time from CAS | | 25 | | 25 | | 8,1 |
| t _{CPA} | Access Time from CAS Precharge | | 45 | | 50 | | 8,1 |
| t _{OFF} | Output Buffer Turn - Off Delay | 0 | 20 | 0 | 20 | | 10 |
| t _T | Transition Time (Rise and Fall) | 3 | 35 | 3 | 35 | | 7 |
| t _{RP} | RAS Precharge Time | 60 | | 70 | | | |
| t _{RAS} | RAS Pulse Width | 80 | 10000 | 100 | 10000 |] | |
| tRASP | RAS Pulse Width (Fast Page Mode Only) | 80 | 100000 | 100 | 100000 | | |
| t _{RSH} | RAS Hold Time | 25 | | 25 | | | L |
| t _{CSH} | CAS Hold Time | 80 | | 100 | | ns | |
| t _{CAS} | CAS Pulse Width | 25 | 10000 | 25 | 10000 | | |
| t _{RCD} | RAS to CAS Delay Time | 20 | 55 | 20 | 75 | | 14 |
| t _{RAD} | RAS to Column Address Delay Time | 15 | 35 | 15 | 50 | | 14 |
| t _{RAL} | Column Address to RAS Lead Time | 45 | | 50 | | } | |
| t _{CRP} | CAS to RAS Precharge Time | 10 | | 10 | | | L |
| t _{CPN} | CAS Precharge Time | 10 | | 10 | | | |
| t _{CP} | CAS Precharge Time (Fast Page Mode) | 10 | | 10 | | | |
| task | Row Address Set - Up Time | 0 | | 0 | | | |
| t _{RAH} | Row Address Hold Time | 10 | | 10 | | | |
| t _{ASC} | Column Address Set - Up Time | 0 | | 0 | | | |
| t _{CAH} | Column Address Hold Time | 15 | | 15 | | | |
| t _{AR} | Column Address Hold Time referenced to RAS | 55 | | 70 | | | |
| t _{RCS} | Read Command Set - Up Time | 0 | | 0 | | | |
| t _{RCH} | Réad Command Hold Time | 0 | | 0 | | | 11 |
| t _{RRH} | Read Command Hold Time referenced to RAS | 0 | | 0 | | | 11 |
| twcH | Write Command Hold Time | 15 | | 15 | | 1 | |
| twcr | Write Command Hold Time referenced to RAS | 55 | | 70 | | | |
| t _{WP} | Write Command Pulse Width | 15 | | 15 | | 1 | |
| t _{RWL} | Write Command to RAS Lead Time | 20 | | 25 | | | |
| t _{CWL} | Write Command to CAS Lead Time | 20 | | 25 | | 1 | |

——— TC528126BJ/BZ/BFT/BTR-80,-10

| c) (A ADC) | | TC528126BJ/ | BZ/BFT/BTR-80 | TC528126BJ/I | 3Z/BFT/BTR-10 | UNIT | |
|------------------|--|-------------|---------------|--------------|---------------|------|------|
| SYMBOL | PARAMETER | MIN. | MAX. | MIN. | MAX. | UNII | NOTE |
| t _{D\$} | Data Set-Up Time | 0 | | 0 | · | | 12 |
| t _{DH} | Data Hold Time | 15 | | 15 | | | 12 |
| t _{DHR} | Data Hold Time referenced to RAS | 55 | | 70 | |] | |
| twcs | Write Command Set-Up Time | 0 | | 0 | | 1 | 13 |
| t _{RWD} | RAS to WE Delay Time | 100 | | 130 | | ns | 13 |
| t _{AWD} | Column Address to WE Delay Time | 65 | | 80 | | | 13 |
| t _{CWD} | CAS to WE Delay Time | 45 | | 55 | | | 13 |
| t _{DZC} | Data to CAS Delay Time | 0 | | 0 | | 1 | |
| t _{DZO} | Data to OE Delay Time | 0 | | 0 | | | |
| t _{OEA} | Access Time from OE | | 20 | | 25 | | 8 |
| t _{OEZ} | Output Buffer Turn - off Delay from OE | 0 | 10 | 0 | 20 | | 10 |
| toED | OE to Data Delay Time. | 10 | | 20 | | | |
| t _{OEH} | OE Command Hold Time | 10 | | 20 | | | |
| t _{ROH} | RAS Hold Time referenced to OE | 15 | | 15 | | | |
| t _{CSR} | CAS Set - Up Time for CAS Before RAS Cycle | 10 | | 10 | | | |
| t _{CHR} | CAS Hold Time for CAS Before RAS Cycle | 10 | | 10 | | | |
| t _{RPC} | RAS Precharge to CAS Active Time | 0 | | 0 | | | |
| t _{REF} | Refresh Period | | 8 | | 8 | ms | |
| t _{WSR} | WB Set-Up Time | 0 | | 0 | | | |
| t _{RWH} | WB Hold Time | 15 | | 15 | | | |
| t _{MS} | Write - Per - Bit Mask Data Set - Up Time | 0 | | 0 | | | |
| t _{MH} | Write - Per - Bit Mask Data Hold Time | 15 | | 15 | | | |
| t _{THS} | DT High Set - Up Time | 0 | | 0 | | | · |
| t _{THH} | DT High Hold Time | 15 | | 15 | | | |
| trus | DT Low Set - Up Time | 0 | | 0 | | ns | |
| t _{TLH} | DT Low Hold Time | 15 | 10000 | 15 | 10000 | | |
| t _{RTH} | DT Low Hold Time referenced to RAS | 65 | 10000 | 80 | 10000 | | |
| | (Real Time Read Transfer) | | | | | | |
| t _{ATH} | DT Low Hold Time referenced to Column | 30 | | 30 | | | |
| | Address (Real Time Read Transfer) | | | | | | |
| tстн | DT Low Hold Time referenced to CAS | 25 | | 25 | | | |
| | (Real Time Read Transfer) | | 1 | | | | |

TC528126BJ/BZ/BFT/BTR-80,-10 ——


| | | TC528126BJ/E | BZ/BFT/BTR-80 | TC528126BJ/B | Z/BFT/BTR-10 | | |
|------------------|--|--------------|---------------|--------------|--------------|------|-----|
| SYMBOL | PARAMETER | MIN. | MAX. | MIN. | MAX. | UNIT | NOT |
| t _{ESR} | SE Set-Up Time referenced to RAS | 0 | | 0 | | | |
| t _{REH} | SE Hold Time referenced to RAS | 15 | | 15 | | | |
| t _{TRP} | DT to RAS Precharge Time | 60 | | 70 | | | |
| t _{TP} | DT Precharge Time | 20 | | 30 | | | |
| t _{RSD} | RAS to First SC Delay Time (Read Transfer) | 80 | | 100 | | | |
| t _{ASD} | Column Address to First SC Delay Time | 45 | | 50 | | | |
| | (Read Transfer) | | | | | | |
| t _{CSD} | CAS to First SC Delay Time (Read Transfer) | 25 | | 25 | | | |
| t _{TSL} | Last SC to DT Lead Time | 5 | | 5 | | | |
| | (Real Time Read Transfer) | | | | | | |
| t _{TSD} | DT to First SC Delay Time (Read Transfer) | 15 | | 15 | | | |
| t _{SRS} | Last SC to RAS Set - Up Time (Serial Input) | 30 | | 30 | | | |
| t _{SRD} | RAS to First SC Delay Time (Serial Input) | 25 | | 25 | - | | |
| t _{SDD} | RAS to Serial Input Delay Time | 50 | | 50 | | | |
| t _{SDZ} | Serial Output Buffer Turn - off Delay from RAS | 10 | 50 | 10 | 50 | | 10 |
| | (Pseudo Write Transfer) | | | | | ns | |
| t _{scc} | SC Cycle Time | 30 | | 30 | | | |
| t _{SC} | SC Pulse Width (SC High Time) | 10 | | 10 | | | |
| t _{SCP} | SC Precharge Time (SC Low Time) | 10 | | 10 | | | |
| t _{SCA} | Access Time from SC | | 25 | | 25 | | 9 |
| t _{soн} | Serial Output Hold Time from SC | 5 | | 5 | | | |
| t _{SDS} | Serial Input Set - Up Time | 0 | | 0 | | | |
| t _{SDH} | Serial Input Hold Time | 15 | | 15 | | | |
| t _{SEA} | Access Time from SE | | 25 | | 25 | | 9 |
| t _{SE} | SE Pulse Width | 25 | | 25 | | | |
| t _{SEP} | SE Precharge Time | 25 | | 25 | | | |
| t _{SEZ} | Serial Output Buffer Turn - off Delay from SE | 0 | 20 | 0 | 20 | | 10 |
| t _{SZE} | Serial Input to SE Delay Time | 0 | | 0 | | | |
| t _{SZS} | Serial Input to First SC Delay Time | 0 | | 0 | | | |
| tsws | Serial Write Enable Set-Up Time | 0 | | 0 | | | |
| t _{SWH} | Serial Write Enable Hold Time | 15 | | 15 | | | |
| tswis | Serial Write Disable Set - Up Time | 0 | | 0 | | | |
| tswiH | Serial Write Disable Hold Time | 15 | | 15 | | | |

NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltage are referenced to VSS.
- 3. These parameters depend on cycle rate.
- 4. These parameters depend on output loading. Specified values are obtained with the output open.
- 5. An initial pause of 200µs is required after power-up followed by any 8 RAS cycles (DT/OE "high") and any 8 SC cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS initialization cycles instead of 8 RAS cycles are required.
- 6. AC measurements assume $t_T = 5$ ns.
- V_{III (min.)} and V_{IL (max.)} are reference levels for measuring timing of input signals. Also, transition times are measured between V_{III} and V_{IL}.
- RAM port outputs are measured with a load equivalent to 1 TTL load and 100pF.
 DOUT reference levels: VOH/VOL=2.0V/0.8V.
- SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.
 DOINT reference levels: VOH/VOL=2.0V/0.8V.
- tOFF (max.), tOEZ (max.), tSDZ (max.) and tSEZ (max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- 11. Either tRCH or tRRH must be satisfied for a read cycles.
- 12. These parameters are referenced to $\overline{\text{CAS}}$ leading edge of early write cycles and to $\overline{\text{WB}}/\overline{\text{WE}}$ leading edge in $\overline{\text{OE}}$ -controlled write cycle and read-modify-write cycles.
- 13. twcs, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min.), the cycle is an early write cycles and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If t_{RWD}≥t_{RWD}(min.), t_{CWD}≥t_{CWD}(min.) and t_{AWD}≥t_{AWD}(min.) the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the $t_{RCD\,(max.)}$ limit insures that $t_{RAC\,(max.)}$ can be met. $t_{RCD\,(max.)}$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD\,(max.)}$ limit, then access time is controlled by t_{CAC} .
- 15. Operation within the $t_{RAD\,(max.)}$ limit insures that $t_{RAC\,(max.)}$ can be met. $t_{RAD\,(max.)}$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD\,(max.)}$ limit, then access time is controlled by t_{AA} .


TC528126BJ/BZ/BFT/BTR-80,-10 -

TIMING WAVEFORM



: "H" or "L"

WRITE CYCLE (EARLY WRITE)




| *1 WB/WE | W1/IO1~W8/IO8 | Cycle |
|----------|---------------|---------------|
| 0 | WM1 data | Write per bit |
| 1 | Don't Care | Normal Write |

WM1 data: 0: Write Disable 1: Write Enable

TC528126BJ/BZ/BFT/BTR-80,-10 -

WRITE CYCLE (OE CONTROLLED WRITE)




| | : | "H" | or | "L" |
|--|---|-----|----|-----|
|--|---|-----|----|-----|

| *1 WB/WE | W1/IO1~W8/IO8 | Cycle | |
|----------|---------------|---------------|--|
| 0 | WM1 data | Write per bit | |
| 1 | Don't Care | Normal Write | |

WM1 data: 0: Write Disable 1: Write Enable

READ - MODIFY - WRITE CYCLE




| *1 WB/WE | W1/IO1~W8/IO8 | Cycle | |
|----------|---------------|---------------|--|
| 0 | WM1 data | Write per bit | |
| 1 | Don't Care | Normal Write | |

WM1 data: 0: Write Disable 1: Write Enable


TC528126BJ/BZ/BFT/BTR-80,-10 -

FAST PAGE MODE READ CYCLE



: "H" or "L"

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




: "H" or "L"

| *1 WB/WE | W1/IO1~W8/IO8 | Cycle | |
|----------|---------------|---------------|--|
| 0 | WM1 data | Write per bit | |
| 1 | Don't Care | Normal Write | |


WM1 data: 0: Write Disable 1: Write Enable

FAST PAGE MODE READ - MODIFY - WRITE CYCLE




| *1 WB/WE | W1/I01~W8/I08 | Cycle | |
|----------|---------------|---------------|--|
| 0 | WM1 data | Write per bit | |
| 1 | Don't Care | Normal Write | |

WM1 data: 0: Write Disable 1: Write Enable



TC528126BJ/BZ/BFT/BTR-80,-10 -


CAS BEFORE RAS REFRESH CYCLE




Note: A0 - A8 = Don't Care ("H" or "L")

:"H" or "L"


HIDDEN REFRESH CYCLE



READ TRANSFER CYCLE (Previous Transfer is WRITE TRANSFER CYCLE)



REAL TIME READ TRANSFER CYCLE




PSEUDO WRITE TRANSFER CYCLE t_{RC} t_{RAS} tAR RAS t_{CSH} tRSH t_{RCD} tcas tRAL tRAH t_{CAH} ROW ADDRESS SAM START ADDRES A0~A8 A0~A7 : TAP WB/WE DT/OE W1/I01 V_{OH} OPEN -~W8/I08 VOL t_{SCC} Inhibit Rising Transient tsws tşoş tsph t_{SDZ} t_{SEZ} VALID DATA-IN tsca , SIO1 ~SIO8 VOH VALID DATA-OUT VALID -DATA-OUT_ - OUT - OPEN Serial Output Data 🗻

► Serial Input Data


∷ "H" or "L"

WRITE TRANSFER CYCLE t_{RC} t_{RAS} t_{RP} tAR RAS tcsH t_{CPN} t_{RCD} t_{RSH} tcas CAS t_{RAH} TASC t_{CAH} tASR ROW ADDRESS SAM START ADDRESS A0~A8 A0~A7 : TAP twsR, tRWH V_{IH} V_{IL} WB/WE t_{TLS} tTLH. DT / OE W1/I01 V_{OH} OPEN ~W8/108 Vol tsRD tsce t_{SRS} V_{IH} Inhibit Rising Transient tREH tsws ΣĒ t_{ŞDS} t_{SDH} VALID DATA-IN VALID DATA-IN VALID DATA-IN SIO1 ~SIO8 V_{OH} — OPEN - out Previous ➤ New Row Data Row Data : "H" or "L"


SERIAL READ CYCLE $(\overline{SE} = V_{IL})$




SERIAL READ CYCLE (SE Controlled Outputs)



SERIAL WRITE CYCLE (SE=VIL)



SERIAL WRITE CYCLE (SE Controlled Inputs)



: "H" or "L"

PIN FUNCTION

ADDRESS INPUTS: A₀ ~ A₈

The 17 address bits required to decode 8 bits of the 1,048,576 cell locations within the dynamic RAM memory array of the TC528126BJ/BZ/BFT/BTR are multiplexed onto 9 address input pins (A₀~A₈).

Nine row address bits are latched on the falling edge of the row address strobe (\overline{RAS}) and the following eight column address bits are latched on the falling edge of the column address strobe (\overline{CAS}).

ROW ADDRESS STROBE: RAS

A random access cycle or a data transfer cycle begins at the falling edge of \overline{RAS} . \overline{RAS} is the control input that latches the row address bits and the states of \overline{CAS} , $\overline{DT}/\overline{OE}$, $\overline{WB}/\overline{WE}$ and \overline{SE} to invoke the various random access and data transfer operating modes shown in Table 2.

RAS has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity. The RAM port is placed in standby mode when the RAS control is held "high".

COLUMN ADDRESS STROBE: CAS

CAS is the control input that latches the column address bits. CAS has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity. CAS also acts as an output enable for the output buffers on the RAM port.

DATA TRANSFER/OUTPUT ENABLE: DT/OE

The $\overline{DT}/\overline{OE}$ input is a multifunction pin. When $\overline{DT}/\overline{OE}$ is "high" at the falling edge of \overline{RAS} , RAM port operations are performed and $\overline{DT}/\overline{OE}$ is used as an output enable control. When the $\overline{DT}/\overline{OE}$ is "low" at the falling edge of \overline{RAS} , a data transfer operation is started between the RAM port and the SAM port.

WRITE PER BIT/WRITE ENABLE: WB/WE

The $\overline{WB}/\overline{WE}$ input is also a multifunction pin. When $\overline{WB}/\overline{WE}$ is "high" at the falling edge of \overline{RAS} , during RAM port operations, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{WB}/\overline{WE}$ is "low" at the falling edge of \overline{RAS} , during RAM port operations, the write-per-bit function is enabled. The $\overline{WB}/\overline{WE}$ input also determines the direction of data transfer between the RAM array and the serial register (SAM).

When $\overline{WB}/\overline{WE}$ is "high" at the falling edge of \overline{RAS} , the data is transferred from RAM to SAM (read transfer). When $\overline{WB}/\overline{WE}$ is "low" at the falling edge of \overline{RAS} , the data is transferred from SAM to RAM (write transfer).

WRITE MASK DATA / DATA INPUT AND OUTPUT: W1 / IO1~W8 / IO8

When the write-per-bit function is enabled, the mask data on the W_i/IO_i pins is latched into the write mask register (WM1) at the falling edge of \overline{RAS} . Data is written into the DRAM on data lines where the write-mask data is a logic "1". Writing is inhibited on data lines where the write-mask data is a logic "0". The write-mask data is valid for only one cycle. Data is written into the RAM port during a write or read-modify-write cycle. The input data is latched at the falling edge of either \overline{CAS} or $\overline{WB}/\overline{WE}$, whichever occurs late. During an early-write cycle, the outputs are in the high-impedance state. Data is read out of the RAM port during a read or read-modify-write cycle. The output data becomes valid on the W_i/IO_i pins after the specified access times from \overline{RAS} , \overline{CAS} , $\overline{DT}/\overline{OE}$ and column address are satisfied and will remain valid as long as \overline{CAS} and $\overline{DT}/\overline{OE}$ are kept "low". The outputs will return to the high-impedance state at the rising edge of either \overline{CAS} or $\overline{DT}/\overline{OE}$, whichever occurs first.

SERIAL CLOCK: SC

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SIO pins after the maximum specified serial access time tsca from the rising edge of SC. The serial clock SC also increments the 8-bits serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap-around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle. When the pointer reaches the most significant address location (decimal 255), the next SC clock will place it at the least significant address location (decimal 0).

The serial clock SC must be held at a constant V_{III} or V_{IL} level during read transfer/pseudo write transfer operations and should not be clocked while the SAM port is in the standby mode to prevent the SAM pointer from being incremented.

SERIAL ENABLE : SE

The \overline{SE} input is used to enable serial access operation. In a serial read cycle, \overline{SE} is used as an output control. In a serial write cycle, \overline{SE} is used as a write enable control. When \overline{SE} is "high", serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when \overline{SE} is "high".

SERIAL INPUT/OUTPUT: SIO1~SIO8

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a write or pseudo write transfer cycle is performed, the SAM port is switched from output mode to input mode. During subsequent write transfer cycle, the SAM remains in the input mode.

OPERATION MODE

The RAM port and data transfer operating of the TC528126BJ/BZ/BFT/BTR are determined by the state of \overline{CAS} , $\overline{DT}/\overline{OE}$, $\overline{WB}/\overline{WE}$ and \overline{SE} at the falling edge of \overline{RAS} . The Table 1 and the Table 2 show the operation truth table and the functional truth table for a listing of all available RAM port and transfer operation, respectively.

RAS falling edge **Function** CAS DT/OE WB/WE SE * 0 CAS before RAS Refresh 0 0 0 Write Transfer 0 0 Pseudo Write Transfer 0 Read Transfer 1 1 0 Read/Write per Bit

Table 1. Operation Truth Table

Table 2. Functional Truth Table

1

| | RAS ₹ | | | Add | Address | | W/10 | | |
|------------------------|-------|-------|-------|-----|---------|--------|-------|---------------|----------|
| Function | CAS | DT/OE | WB/WE | SE | RAS Y | CAS Y | RAS 7 | CAS Y WE Y | WM1 |
| CAS before RAS Refresh | 0 | * | * | * | * | - | * | _ | - |
| Write Transfer | 1 | 0 | 0 | 0 | Row | TAP | * | * | |
| Pseudo Write Transfer | 1 | 0 | 0 | 1 | Row | TAP | * | * | - |
| Read Transfer | 1 | 0 | 1 | * | Row | TAP | * | * | - |
| Write per Bit | 1 | 1 | 0 | * | Row | Column | WM1 | DIN | Load use |
| Read / Write | 1 | 1 | 1 | * | Row | Column | * | DIN | - |

*: "0" or "1" , TAP: SAM start address , -: not used

Read / Write

RAM PORT OPERATION

FAST PAGE MODE CYCLE

Fast page mode allows data to be transferred into or out of multiple column locations of the same row by performing multiple \overline{CAS} cycle during a single active \overline{RAS} cycle. During a fast page cycle, the \overline{RAS} signal may be maintained active for a period up to 100 μ seconds. For the initial fast page mode access, the output data is valid after the specified access times from \overline{RAS} , \overline{CAS} , column address and $\overline{DT}/\overline{OE}$. For all subsequent fast page mode read operations, the output data is valid after the specified access times from \overline{CAS} , column address and $\overline{DT}/\overline{OE}$. When the write-per-bit function is enabled, the mask data latched at the falling edge of \overline{RAS} is maintained throughout the fast page mode write or read-modify-write cycle.

RAS-ONLY REFRESH

The data in the DRAM requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of the 512 rows in the DRAM array within the specified 8ms refresh period. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-Only" cycle.

CAS-BEFORE-RAS REFRESH

The TC528126BJ/BZ/BFT/BTR also offers an internal-refresh function. When $\overline{\text{CAS}}$ is held "low" for a specified period (tCSR) before $\overline{\text{RAS}}$ goes "low", an internal refresh address counter and on-chip refresh control clock generators are enabled and an internal refresh operation takes place. When the refresh operation is completed, the internal refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle. For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, $\overline{\text{CAS}}$ can remain "low" while cycling $\overline{\text{RAS}}$.

HIDDEN REFRESH

A hidden refresh is a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh performed by holding $\overline{\text{CAS}}$ "low" from a previous read cycle. This allows for the output data from the previous memory cycle to remain valid while performing a refresh. The internal refresh address counter provides the address and the refresh is accomplished by cycling $\overline{\text{RAS}}$ after the specified $\overline{\text{RAS}}$ -precharge period (Refer to Figure 1).




Figure 1. Hidden Refresh Cycle

WRITE-PER-BIT FUNCTION

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{WB}/\overline{WE}$ is held "low" at the falling edge of \overline{RAS} , during a random access operation, the write-mask is enabled. At the same time, the mask data on the W_i/IO_i pins is latched onto the write-mask register (WM1). When a "0" is sensed on any of the W_i/IO_i pins, their corresponding write circuits are disabled and new data will not be written. When a "1" is sensed on any of the W_i/IO_i pins, their corresponding write circuits will remain enabled so that new data is written. The truth table of the write-per-bit function is shown in Table 3.

| | The state of the per bit function | | | | | |
|-----|-----------------------------------|-------|---|--------------|--|--|
| | At the fa | | | | | |
| CAS | DT/OE | WB/WE | W _i /IO _i (i = 1~8) | Function | | |
| Н | Н | Н | * | Write Enable | | |
| Н | | | 1 | Write Enable | | |
| - " | Н | L | 0 | Write Mask | | |

Table 3. Truth table for write-per-bit function

An example of the write-per-bit function illustrating its application to displays is shown in Figures 2 and 3.




Figure 2. Write-per-bit timing cycle




Figure 3. Corresponding bit-map

SAM PORT OPERATION

The TC528126BJ/BZ/BFT/BTR is provided with a 256 words by 8 bits serial access memory (SAM).

High speed serial read or write operations can be performed through the SAM port independent of the RAM port operations, except during read transfer/write transfer/pseudo-write transfer cycles.


The preceding transfer operation determines the direction of data flow through the SAM port.

If the preceding transfer operation is a read transfer, the SAM port is in the output mode.

If the preceding transfer operation is a write or pseudo write transfer, the SAM port is in the input mode. The pseudo write transfer operation only switches the SAM port from output mode to input mode; Data is not transferred from SAM to RAM.

Serial data can be read out of the SAM port after a read transfer (RAM→SAM) has been performed. The data is shifted out of the SAM port starting at any of the 256 bits locations.

The TAP location corresponds to the column address selected at the falling edge of CAS during the read transfer cycle. The SAM registers are configured as circular data registers. The data is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit, as illustrated below.



Subsequent real-time read transfer may be performed on-the-fly as many times as desired, within the refresh constraints of the DRAM array. Simultaneous serial read operation can be performed with some timing restrictions. A pseudo write transfer cycle is performed to change the SAM port from output mode to input mode in order to write data into the serial registers through the SAM port. A write transfer cycle must be used subsequently to load the SAM data into the RAM row selected by the row address at the falling edge of \overline{RAS} . The starting location in the SAM registers for the next serial write is selected by the column address at the falling edge of \overline{CAS} . The truth table for single register mode SAM operation is shown in Table 4.

| SAM PORT OPERATION | DT/OE at the falling edge of RAS | sc | SE | FUNCTION | Preceded by a |
|-----------------------|----------------------------------|-----|----|----------------------|-----------------------|
| | | П | L | Enable Serial Read | |
| Serial Output Mode | | J L | Н | Disable Serial Read | Read Transfer |
| |] | | L | Enable Serial Write | |
| Serial Input Mode | Н | | Н | Disable Serial Write | Write Transfer |
| |] | | L | Enable Serial Write | Pseudo Write Transfer |
| Serial Input Mode | | | Н | Disable Serial Write | Pseudo Write Transfer |

Table 4. Truth Table for SAM Port Operation

REFRESH

The SAM data registers are static flip-flop, therefore a refresh is not required.

DATA TRANSFER OPERATION

The TC528126BJ/BZ/BFT/BTR features internal bidirectional data transfer capability between RAM and the SAM, as shown in Figure 4. During a transfer, 256 words by 8 bits of data can be loaded from RAM to SAM (Read Transfer) or from SAM to RAM (Write Transfer).




Figure 4. Data Transfer

As shown in Table 5, the TC528126BJ/BZ/BTR supports three types of transfer operations: Read transfer, Write transfer and Pseudo write transfer. Data transfer operations between RAM and SAM are invoked by holding the $\overline{DT}/\overline{OE}$ signal "low" at the falling edge of \overline{RAS} . The type of data transfer operation is determined by the state of \overline{CAS} , $\overline{WB}/\overline{WE}$ and \overline{SE} latched at the falling edge of \overline{RAS} . During data transfer operations, the SAM port is switched from input to output mode (Read transfer) or output to input mode (Write transfer/Pseudo write transfer). During a data transfer cycle, the row address $A_0 \sim A_8$ select one of the 512 rows of the memory array to or from which data will be transferred and the column address $A_0 \sim A_7$ select one of the tap locations in the serial register. The selected tap location is the start position in the SAM port from which the first serial data will be read out during the subsequent serial read cycle or the start position in the SAM port into which the first serial data will be written during the subsequent serial write cycle.

at the falling edge of RAS Transfer Direction Transfer Bit SAM Port Mode Transfer Mode DT/OE WB/WE SE CAS Н Read Transfer RAM → SAM 256×8 Input → Output Write Transfer SAM → RAM 256 x 8 Output → Input Н 1 ı Pseudo Write Transfer Output → Input

Table 5. Transfer Modes

READ TRANSFER CYCLE

A read transfer consists of loading a selected row of data from the RAM array into the SAM register. A read transfer is invoked by holding \overline{CAS} "high", $\overline{DT}/\overline{OE}$ "low" and $\overline{WB}/\overline{WE}$ "high" at the falling edge of \overline{RAS} . The row address selected at the falling edge of \overline{RAS} determines the RAM row to be transferred into the SAM. The transfer cycle is completed at the rising edge of $\overline{DT}/\overline{OE}$. When the transfer is completed, the SAM port is set into the output mode. In a read/real time read transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{DT}/\overline{OE}$ and this data becomes valid on the SIO lines after the specified access time t_{SCA} from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of \overline{CAS} .

Figure 5 shows the operation block diagram for read transfer operation.

^{*: &}quot;H" or "L"




Figure 5. Block Diagram for Read Transfer Operation

In a read transfer cycle (which is preceded by a write transfer cycle), the SC clock must be held at a constant V_{IL} or V_{IH} , after the SC high time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{TSD} from the rising edge of $\overline{DT}/\overline{OE}$, as shown in Figure 6.




Figure 6. Read Transfer Timing

In a real time read transfer cycle (which is preceded by another read transfer cycle), the previous row data appears on the SIO lines until the $\overline{DT}/\overline{OE}$ signal goes "high" and the serial access time t_{SCA} for the following serial clock is satisfied. This feature allows for the first bit of the new row of data to appear on the serial output as soon as the last bit of the previous row has been strobed without any timing loss. To make this continuous data flow possible, the rising edge of $\overline{DT}/\overline{OE}$ must be synchronized with \overline{RAS} , \overline{CAS} and the subsequent rising edge of SC (t_{RTH} , t_{CTH} , and t_{TSL}/t_{TSD} must be satisfied), as shown in Figure 7.

The timing restriction trsL/trsp are 5ns min/15ns min.




Figure 7. Real Time Read Transfer

WRITE TRANSFER CYCLE

A write transfer cycle consist of loading the content of the SAM register into a selected row of the RAM array. If the SAM data to be transferred must first be loaded through the SAM port, a pseudo write transfer operation must precede the write transfer cycles. However, if the SAM port data to be transferred into the RAM was previously loaded into the SAM via a read transfer, the SAM to RAM transfer can be executed simply by performing a write transfer directly. A write transfer is invoked by holding \overline{CAS} "high", $\overline{DT}/\overline{OE}$ "low", $\overline{WB}/\overline{WE}$ "low" and \overline{SE} "low" at the falling edge of \overline{RAS} .

Figure 8 and 9 show the timing diagram and block diagram for write transfer operations, respectively.




Figure 8. Write Transfer Timing

The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SIO lines are set in the input mode so that serial data synchronized with the SC clock can be loaded.




Figure 9. Block Diagram for Write Transfer Operation

When consecutive write transfer operations are performed, new data must not be written into the serial register until the \overline{RAS} cycle of the preceding write transfer is completed. Consequently, the SC clock must be held at a constant V_{IL} or V_{IH} during the \overline{RAS} cycle. A rising edge of the SC clock is only allowed after the specified delay t_{SRD} from the rising edge of \overline{RAS} , at which time a new row of data can be written in the serial register.

PSEUDO WRITE TRANSFER CYCLE

A pseudo write transfer cycle must be performed before loading data into the serial register after a read transfer operation has been executed. The only purpose of a pseudo write transfer is to change the SAM port mode from output mode to input mode (A data transfer from SAM to RAM does not occur). After the serial register is loaded with new data, a write transfer cycle must be performed to transfer the data from SAM to RAM. A pseudo write transfer is invoked by holding \overline{CAS} "high", $\overline{DT}/\overline{OE}$ "low", $\overline{WB}/\overline{WE}$ "low" and \overline{SE} "high" at the falling edge of \overline{RAS} . The timing conditions are the same as the one for the write transfer cycle except for the state of \overline{SE} at the falling edge of \overline{RAS} .

REGISTER OPERATION SEQUENCE (EXAMPLE)

Figure 10 illustrates an example of register operation sequence after device power-up and initialization. After power-up, a minimum of 8 $\overline{\text{RAS}}$ and 8 SC clock cycles must be performed to properly initialize the device. A read transfer is then performed and the column address latched at the falling edge of $\overline{\text{CAS}}$ sets the SAM tap pointer location which up to that point was in an undefined location. Subsequently, the pointer address is incremented by cycling the serial clock SC from the starting location to the last location in the register (address 255) and wraps around to the least significant address location. The SAM address is incremented as long as SC is clocked.





Figure 10. Example of SAM Register Operation Sequence

The next operation is a pseudo write transfer which switches the SAM port from output mode to input mode in preparation for write transfers. The column address latched at the falling edge of $\overline{\text{CAS}}$ during the pseudo write transfer sets the serial register tap location. Serial data will be written into the SAM starting from this location.


TRANSFER OPERATION WITHOUT CAS

During all transfer cycles, the $\overline{\text{CAS}}$ input clock must be cycled, so that the column address are latched at the falling edge of $\overline{\text{CAS}}$, to set the SAM tap location. If $\overline{\text{CAS}}$ was maintained at a constant "high" level during a transfer cycle, the SAM pointer location would be undefined. Therefore a transfer cycle with $\overline{\text{CAS}}$ held "high" is not allowed (Refer to the illustration below).



READ TRANSFER CYCLE AFTER READ TRANSFER CYCLE

Another read transfer may be performed following the read transfer provided that a minimum delay of 30ns from the rising edge of the first clock SC is satisfied (Refer to the illustration shown below).



POWER-UP

Power must be applied to the \overline{RAS} and $\overline{DT}/\overline{OE}$ input signals to pull them "high" before or at the same time as the VCC supply is turned on. After power-up, a pause of 200 μ seconds minimum is required with \overline{RAS} and $\overline{DT}/\overline{OE}$ held "high". After the pause, a minimum of 8 \overline{RAS} and 8 SC dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the $\overline{DT}/\overline{OE}$ signal must be held "high". If the internal refresh counter is used, a minimum 8 \overline{CAS} -before- \overline{RAS} initialization cycles are required instead of 8 \overline{RAS} cycles.

INITIAL STATE AFTER POWER-UP

When power is achieved with RAS, CAS, DT/OE and WB/WE held "high", the internal state of the TC528126BJ/BZ/BFT/BTR is automatically set as follows.

However, the initial state can not be guaranteed for various power-up conditions and input signal levels. Therefore, it is recommended that the initial state be set after the initialization of the device is performed (200 μ seconds pause followed by a minimum of 8 \overline{RAS} cycles and 8 SC cycles) and before valid operations begin.

| · | State after power-up |
|--------------|----------------------|
| SAM port | Input Mode |
| WM1 Register | Write Enable |
| TAP pointer | Invalid |

DATA BOOK **TOSHIBA** 1991 MOS MEMORY (VRAM, SRAM)

INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.

These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.

We hope this information will be very useful for you.

Nov. 1991

TOSHIBA CORPORATION
Semiconductor Group

