

# TC55464P/J-17,-20,-25,-35

65,536 WORD × 4 BIT CMOS STATIC RAM

## DESCRIPTION

The TC55464P/J is a 262,144 bits high speed static random access memory organized as 65,536 words by 4 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's CMOS technology and advanced circuit form provides high speed feature.

The TC55464P/J has low power feature with device control using Chip Enable ( $\overline{CE}$ ). Also the device power at memory access is reduced by automatic power down circuit form.


The TC55464P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Outputs are directly TTL compatible.

The TC55464P/J is moulded in 24 pin standard DIP and SOJ with 300 mil width for high density surface assembly.

## FEATURES

- Fast access time :
  - TC55464P/J-17 17ns(MAX.)
  - TC55464P/J-20 20ns(MAX.)
  - TC55464P/J-25 25ns(MAX.)
  - TC55464P/J-35 35ns(MAX.)
- Low power dissipation
  - Operation : TC55464P/J-17 120mA(MAX.)
  - TC55464P/J-20 120mA(MAX.)
  - TC55464P/J-25 120mA(MAX.)
  - TC55464P/J-35 100mA(MAX.)
  - Standby : 1mA(MAX.)
- 5V single power supply :
  - 17 : 5V ± 5%
  - 20 / 25 / 35 : 5V ± 10%
- Fully static operation
- All Inputs and Outputs : TTL compatible
- Package TC55464P : DIP24 - P - 300B
- TC55464J : SOJ24 - P - 300A


## PIN CONNECTION



## PIN NAMES

A0~A15	Address Inputs
I/O1~I/O4	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
VDD	Power(+ 5V)
GND	Ground

## BLOCK DIAGRAM



**MAXIMUM RATINGS**

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	- 0.5~7.0	V
V <sub>IN</sub>	Input Voltage	- 2.0~7.0	V
V <sub>I/O</sub>	Input/Output Voltage	- 0.5~V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	1.0	W
T <sub>solder</sub>	Soldering Temperature · Time	260·10	°C·sec
T <sub>strg</sub>	Storage Temperature	- 65~150	°C
T <sub>opr</sub>	Operating Temperature	- 10~85	°C

**DC RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V <sub>DD</sub>	Power Supply Voltage	- 17	4.75	5.0	5.25	V
		- 20/25/35	4.5	5.0	5.5	
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.5	V	
V <sub>IL</sub>	Input Low Voltage	- 0.5 *	-	0.8	V	

\* - 3V Pulse Width : 10ns

**DC and OPERATING CHARACTERISTICS** (T<sub>a</sub> = 0~70°C, - 17 : V<sub>DD</sub> = 5V ± 5%, - 20/25/35 : V<sub>DD</sub> = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>	-	-	± 1	μA		
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	- 4	-	-	mA		
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	8	-	-	mA		
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , V <sub>OUT</sub> = 0~V <sub>DD</sub>	-	-	± 1	μA		
I <sub>DDO</sub>	Operating Current	tcycle = Min cycle	V <sub>DD</sub> = 5.25V	- 17	-	-	120	mA
			V <sub>DD</sub> = 5.5V	- 20	-	-	120	
		Other Input = V <sub>IH</sub> /V <sub>IL</sub>	V <sub>DD</sub> = 5.25V	- 25	-	-	120	
			V <sub>DD</sub> = 5.5V	- 35	-	-	100	
I <sub>DDs1</sub>	Standby Current	tcycle = Min cycle	V <sub>DD</sub> = 5.25V	- 17	-	-	20	mA
			V <sub>DD</sub> = 5.5V	- 20	-	-		
		Other Input = V <sub>IH</sub> /V <sub>IL</sub>	V <sub>DD</sub> = 5.25V	- 25	-	-		
			V <sub>DD</sub> = 5.5V	- 35	-	-		
I <sub>DDs2</sub>		$\overline{CE} = V_{DD} - 0.2V$ Other Input = V <sub>DD</sub> - 0.2V or 0.2V	-	-	1			

**CAPACITANCE** (T<sub>a</sub> = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	8	pF

Note : This parameter is periodically sampled and is not 100% tested.

# TC55464P/J-17,-20,-25,-35

## AC CHARACTERISTICS (Ta = 0~70°C (1), -17 : VDD = 5V ± 5%, -20/25/35 : VDD = 5V ± 10%)

### READ CYCLE

SYMBOL	PARAMETER	TC55464P/J-17		TC55464P/J-20		TC55464P/J-25		TC55464P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	17	-	20	-	25	-	35	-	ns
t <sub>ACC</sub>	Address Access Time	-	17	-	20	-	25	-	35	ns
t <sub>CO</sub>	$\overline{CE}$ Access Time	-	17	-	20	-	25	-	35	ns
t <sub>OH</sub>	Output Data Hold Time from Address Change	5	-	5	-	5	-	5	-	ns
t <sub>COE</sub>	Output Enable Time from $\overline{CE}$	5	-	5	-	5	-	5	-	ns
t <sub>COD</sub>	Output Disable Time from $\overline{CE}$	-	10	-	10	-	10	-	15	ns
t <sub>PU</sub>	Chip Selection to Power Up Time	0	-	0	-	0	-	0	-	ns
t <sub>PD</sub>	Chip Deselection to Power Down Time	-	17	-	20	-	25	-	35	ns


### WRITE CYCLE

SYMBOL	PARAMETER	TC55464P/J-17		TC55464P/J-20		TC55464P/J-25		TC55464P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	17	-	20	-	25	-	35	-	ns
t <sub>CW</sub>	Chip Enable to End of Write	13	-	13	-	15	-	20	-	ns
t <sub>AS</sub>	Address Set Up Time	0	-	0	-	0	-	0	-	ns
t <sub>WP</sub>	Write Pulse Width	13	-	13	-	15	-	20	-	ns
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	0	-	ns
t <sub>DS</sub>	Data Set Up Time	10	-	10	-	12	-	15	-	ns
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	0	-	ns
t <sub>OE<sub>W</sub></sub>	Output Enable Time from $\overline{WE}$	0	-	0	-	0	-	0	-	ns
t <sub>OD<sub>W</sub></sub>	Output Disable Time from $\overline{WE}$	-	8	-	8	-	10	-	15	ns

### AC TEST CONDITIONS


Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1

Fig. 1




TIMING WAVEFORMS


READ CYCLE (2)



WRITE CYCLE 1 ( $\overline{WE}$  Controlled Write)



WRITE CYCLE 2 ( $\overline{CE}$  Controlled Write)




Note: 1. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

2.  $\overline{WE}$  is High for Read Cycle.
3. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after  $\overline{WE}$  Low transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to  $\overline{WE}$  High transition, Outputs remain in a high impedance state.

5. These parameters are specified as follows and measured by using the load shown in Fig. 1.

(A)  $t_{COE}$ ,  $t_{OE\overline{W}}$  ..... Output Enable Time

(B)  $t_{COD}$ ,  $t_{OD\overline{W}}$  ..... Output Disable Time



**TOSHIBA**

DATA BOOK

**MOS MEMORY**  
(VRAM, SRAM)

**1991**

# INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.

These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.


We hope this information will be very useful for you.

Nov. 1991


TOSHIBA CORPORATION  
Semiconductor Group






DIP22-P-300



DIP24-P-300B



SOJ24-P-300



SOJ24-P-300A

