SILICON GATE CMOS DIGITAL INTEGRATED CIRCUIT

TC55465P/J-17,-20,-25,-35

65,536 WORD × 4 BIT CMOS STATIC RAM

DESCRIPTION

The TC55465P/J is a 262,144 bits high speed static random access memory organized as 65,536 words by 4 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's CMOS technology and advanced circuit form provides high speed feature.

The TC55465P/J has low power feature with device control using Chip Enable ($\overline{CE}$), and has Output Enable Input ($\overline{OE}$) for fast memory access. Also the device power at memory access is reduced by automatic power down circuit form.

The TC55465P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Outputs are directly TTL compatible.

The TC55465P/J is moulded in 28 pin standard DIP and SOJ with 300 mil width for high density surface assembly.

FEATURES

- Fast access time :

TC55465P/J-17	17ns(MAX.)
TC55465P/J-20	20ns(MAX.)
TC55465P/J-25	25ns(MAX.)
TC55465P/J-35	35ns(MAX.)

- Low power dissipation

  Operation :
TC55465P/J-17	120mA(MAX.)
TC55465P/J-20	120mA(MAX.)
TC55465P/J-25	120mA(MAX.)
TC55465P/J-35	100mA(MAX.)

  Standby : 1mA(MAX.)

- 5V single power supply :
  - −17 : 5V±5%
  - −20 / 25 / 35 : 5V±10%
- Fully static operation
- All Inputs and Outputs : TTL compatible
- Output buffer control : $\overline{OE}$
- Package
  - TC55465P : DIP28−P−300B
 - TC55465J : SOJ28−P−300A

PIN CONNECTION

TC55465P

N.C.	1	28	V_DD
A15	2	27	A14
A8	3	26	A13
A7	4	25	A9
A6	5	24	A10
A5	6	23	A11
A4	7	22	A12
A3	8	21	N.C.
A2	9	20	N.C.
A1	10	19	I/O1
A0	11	18	I/O2
CE	12	17	I/O3
OE	13	16	I/O4
GND	14	15	WE

(TOP VIEW)

(DIP)

TC55465J

N.C.	1	28	V_DD
A15	2	27	A14
A8	3	26	A13
A7	4	25	A9
A6	5	24	A10
A5	6	23	A11
A4	7	22	A12
A3	8	21	N.C.
A2	9	20	N.C.
A1	10	19	I/O1
A0	11	18	I/O2
CE	12	17	I/O3
OE	13	16	I/O4
GND	14	15	WE

(TOP VIEW)

(SOJ)

PIN NAMES

A0~A15	Address Inputs
I/O1~I/O4	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V_DD	Power (+ 5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{DD}	Power Supply Voltage	$-0.5\sim7.0$	V
V_{IN}	Input Voltage	$-2.0\sim7.0$	V
$V_{I/O}$	Input / Output Voltage	$-0.5\sim V_{DD}+0.5$	V
P_D	Power Dissipation	1.0	W
T_{solder}	Soldering Temperature · Time	260·10	°C·sec
T_{strg}	Storage Temperature	$-65\sim150$	°C
T_{opr}	Operating Temperature	$-10\sim85$	°C

DC RECOMMENDED OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	-17	4.75	5.0	5.25	V
		$-20/25/35$	4.5	5.0	5.5	
V_{IH}	Input High Voltage		2.2	–	$V_{DD}+0.5$	V
V_{IL}	Input Low Voltage		-0.5 *	–	0.8	V

∗ $-3V$ Pulse Width : 10ns

DC and OPERATING CHARACTERISTICS (Ta = 0~70°C, -17 : $V_{DD}=5V\pm5\%$, $-20/25/35$: $V_{DD}=5V\pm10\%$)

SYMBOL	PARAMETER	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
I_{IL}	Input Leakage Current	$V_{IN}=0\sim V_{DD}$			–	–	±1	μA
I_{OH}	Output High Current	$V_{OH}=2.4V$			-4	–	–	mA
I_{OL}	Output Low Current	$V_{OL}=0.4V$			8	–	–	mA
I_{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, $V_{OUT}=0\sim V_{DD}$			–	–	±1	μA
I_{DDO}	Operating Current	tcycle = Min cycle	$V_{DD}=5.25V$	-17	–	–	120	mA
		$\overline{CE}=V_{IL}$	$V_{DD}=5.5V$	-20	–	–	120	
				-25	–	–	120	
		Other Input = V_{IH}/V_{IL}		-35	–	–	100	
I_{DDS1}	Standby Current	tcycle = Min cycle	$V_{DD}=5.25V$	-17	–	–	20	mA
		$\overline{CE}=V_{IH}$	$V_{DD}=5.5V$	-20				
				-25				
		Other Input = V_{IH}/V_{IL}		-35				
I_{DDS2}		$\overline{CE}=V_{DD}-0.2V$			–	–	1	
		Other Input = $V_{DD}-0.2V$ or $0.2V$						

CAPACITANCE (Ta = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=GND$	6	pF
C_{OUT}	Output Capacitance	$V_{OUT}=GND$	8	pF

Note : This parameter is periodically sampled and is not 100% tested.

AC CHARACTERISTICS (Ta = 0~70°C [1], −17 : V_{DD} = 5V ± 5%, −20/25/35 : V_{DD} = 5V ± 10%)

READ CYCLE

SYMBOL	PARAMETER	TC55465P/J-17		TC55465P/J-20		TC55465P/J-25		TC55465P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{RC}	Read Cycle Time	17	–	20	–	25	–	35	–	ns
t_{ACC}	Address Access Time	–	17	–	20	–	25	–	35	ns
t_{CO}	$\overline{CE}$ Access Time	–	17	–	20	–	25	–	35	ns
t_{OE}	$\overline{OE}$ Access Time	–	9	–	10	–	12	–	15	ns
t_{OH}	Output Data Hold Time from Address Change	5	–	5	–	5	–	5	–	ns
t_{COE}	Output Enable Time from $\overline{CE}$	5	–	5	–	5	–	5	–	ns
t_{COD}	Output Disable Time from $\overline{CE}$	–	10	–	10	–	10	–	15	ns
t_{OEE}	Output Enable Time from $\overline{OE}$	0	–	0	–	0	–	0	–	ns
t_{ODO}	Output Disable Time from $\overline{OE}$	–	8	–	8	–	10	–	15	ns
t_{PU}	Chip Selection to Power Up Time	0	–	0	–	0	–	0	–	ns
t_{PD}	Chip Deselection to Power Down Time	–	17	–	20	–	25	–	35	ns

WRITE CYCLE

SYMBOL	PARAMETER	TC55465P/J-17		TC55465P/J-20		TC55465P/J-25		TC55465P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{WC}	Write Cycle Time	17	–	20	–	25	–	35	–	ns
t_{CW}	Chip Enable to End of Write	13	–	13	–	15	–	20	–	ns
t_{AS}	Address Set Up Time	0	–	0	–	0	–	0	–	ns
t_{WP}	Write Pulse Width	13	–	13	–	15	–	20	–	ns
t_{WR}	Write Recovery Time	0	–	0	–	0	–	0	–	ns
t_{DS}	Data Set Up Time	10	–	10	–	12	–	15	–	ns
t_{DH}	Data Hold Time	0	–	0	–	0	–	0	–	ns
t_{OEW}	Output Enable Time from $\overline{WE}$	0	–	0	–	0	–	0	–	ns
t_{ODW}	Output Disable Time from $\overline{WE}$	–	8	–	8	–	10	–	15	ns

AC TEST CONDITIONS

|	
Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1

Fig. 1

(For t_{COE}, t_{OEE}, t_{COD}, t_{ODO}, t_{OEW} and t_{ODW})

TIMING WAVEFORMS

READ CYCLE (2)

WRITE CYCLE1 (5) (WE Controlled Write)

WRITE CYCLE2 (5) ($\overline{CE}$ Controlled Write)

NOTE: 1. The operating temperature (Ta) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

2. $\overline{WE}$ is High for Read Cycle.

3. Assuming that $\overline{CE}$ Low transition occurs coincident with or after $\overline{WE}$ Low transition, Outputs remain in a high impedance state.

4. Assuming that $\overline{CE}$ High transition occurs coincident with or prior to $\overline{WE}$ High transition, Outputs remain in a high impedance state.

5. Assuming that $\overline{OE}$ is High for Write Cycle, Outputs are in a high impedance state during this period.

6. These parameters are specified as follows and measured by using the load shown in Fig.1.

   (A) t_{COE}, t_{OEE}, t_{OEW} $\cdots\cdots$ Output Enable Time

   (B) t_{COD}, t_{ODO}, t_{ODW} $\cdots\cdots$ Output Disable Time

TOSHIBA

DATA BOOK

MOS MEMORY

(VRAM, SRAM)

1991

INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.

These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.

We hope this information will be very useful for you.

Nov. 1991

TOSHIBA CORPORATION
Semiconductor Group

DIP28-P-300A


```
28                    15
1                     14
```

6.4±0.2

7.62

0~15°

0.25 +0.1 −0.05

35.4MAX

34.9±0.2

0.95±0.1

3.5±0.2

4.15±0.3

0.51MIN

1.4±0.1

0.5±0.1

⊕ 0.25 Ⓜ

0.94TYP

2.54

DIP28-P-300B


```
28                    15
1                     14
```

7.3±0.2

7.62

0~15°

0.25 +0.1 −0.05

35.4MAX

34.9±0.2

0.95±0.1

3.5±0.2

4.15±0.3

3.3±0.3

0.51MIN

1.2±0.1

0.5±0.1

⊕ 0.25 Ⓜ

0.94TYP

2.54

Unit in mm

SOJ26-P-350

SOJ28-P-300A

51