

# TC55B417P/J-10, -12

16,384 WORD × 4 BIT BiCMOS STATIC RAM

## DESCRIPTION

The TC55B417P/J is a 65,536 bits high speed static random access memory organized as 16,384 words by 4 bits using BiCMOS technology, and operated from a single 5 - volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 10ns/12ns and maximum operating current of 120mA at minimum cycle time.

The TC55B417P/J also features an automatic stand-by mode. When deselected by Chip Enable ( $\overline{CE}$ ), the operating current is reduced to 10mA.


The TC55B417P/J is suitable for use in cache memory and high speed storage, where high speed/high density are required.

The TC55B417P/J is moulded in a 24 pin standard plastic DIP and a 24 pin plastic SOJ, with 0.3 inch width for high density assembly.

## FEATURES

- Fast access time :
  - TC55B417P/J - 10                      10ns (MAX.)
  - TC55B417P/J - 12                      12ns (MAX.)
- Low power dissipation :
  - Operation                                      120mA (MAX.)
  - Standby    10mA (MAX.)
- Fully static operation
- 5V single power supply :
  - 10 : 5V ± 5% / - 12 : 5V ± 10%
- Directly TTL compatible :
  - All Inputs and Outputs
- Output buffer control :  $\overline{OE}$
- Package : TC55B417P : DIP24-P-300B  
TC55B417J : SOJ24-P-300A


## PIN CONNECTION



## PIN NAMES

A0 ~ A13	Address Inputs
I/O1 ~ I/O4	Data Inputs /Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power (+ 5V)
GND	Ground
N.C.	No Connection

## BLOCK DIAGRAM



**MAXIMUM RATINGS**

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	- 0.5~7.0	V
V <sub>IN</sub>	Input Voltage	- 2.0~7.0	V
V <sub>OUT</sub>	Output Voltage	- 0.5~V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	850	mW
T <sub>solder</sub>	Soldering Temperature · Time	260 · 10	°C · sec
T <sub>strg</sub>	Storage Temperature	- 65~150	°C
T <sub>opr</sub>	Operating Temperature	- 10~85	°C

**DC RECOMMENDED OPERATING CONDITIONS (Ta = 0~70°C)**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	- 10	4.75	5.0	V
		- 12	4.5	5.0	
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.5	V
V <sub>IL</sub>	Input Low Voltage	- 0.5*	-	0.8	V

\* - 3V Pulse Width : 10ns

**DC and OPERATING CHARACTERISTICS (Ta = 0~70°C, - 10 : V<sub>DD</sub> = 5V ± 5% / - 12 : V<sub>DD</sub> = 5V ± 10%)**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>	-	-	± 10	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V	- 4	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V	8	-	-	mA	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ , V <sub>OUT</sub> = 0~V <sub>DD</sub>	-	-	± 10	μA	
I <sub>DDO</sub>	Operating Current	t <sub>cycle</sub> = Min cycle, $\overline{CE} = V_{IL}$ I <sub>out</sub> = 0mA Other Inputs = V <sub>IH</sub> / V <sub>IL</sub>	V <sub>DD</sub> = 5.25V	- 10	-	120	mA
			V <sub>DD</sub> = 5.5V	- 12	-		
I <sub>DDs1</sub>	Standby Current	$\overline{CE} = V_{IH}$ Other Inputs = V <sub>IH</sub> / V <sub>IL</sub>	V <sub>DD</sub> = 5.25V	- 10	-	30	mA
			V <sub>DD</sub> = 5.5V	- 12	-		
I <sub>DDs2</sub>		$\overline{CE} = V_{DD} - 0.2V$ Other Inputs = V <sub>DD</sub> - 0.2V or 0.2V	-	-	10		

**CAPACITANCE (Ta = 25°C, f = 1.0MHz)**

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	7	pF

Note : This parameter is periodically sampled and is not 100% tested.

# TC55B417P/J-10, -12

## AC CHARACTERISTICS (Ta = 0~70°C (4), -10 : V<sub>DD</sub> = 5V ± 5% / -12 : V<sub>DD</sub> = 5V ± 10%)

### READ CYCLE

SYMBOL	PARAMETER	TC55B417P/J - 10		TC55B417P/J - 12		UNIT
		MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	10	-	12	-	ns
t <sub>ACC</sub>	Address Access Time	-	10	-	12	
t <sub>CO</sub>	Chip Enable Access Time	-	10	-	12	
t <sub>OE</sub>	Output Enable Access Time	-	6	-	7	
t <sub>COE</sub>	Output Enable Time from $\overline{CE}$	3	-	3	-	
t <sub>COD</sub>	Output Disable Time from $\overline{CE}$	-	5	-	6	
t <sub>OEE</sub>	Output Enable Time from $\overline{OE}$	1	-	1	-	
t <sub>ODO</sub>	Output Disable Time from $\overline{OE}$	-	5	-	6	
t <sub>OH</sub>	Output Data Hold Time from Address Change	3	-	3	-	
t <sub>PU</sub>	Chip Selection to Power Up Time	0	-	0	-	
t <sub>PD</sub>	Chip Deselection to Power Down Time	-	10	-	12	


### WRITE CYCLE

SYMBOL	PARAMETER	TC55B417P/J - 10		TC55B417P/J - 12		UNIT
		MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	10	-	12	-	ns
t <sub>WP</sub>	Write Pulse Width	6	-	7	-	
t <sub>AW</sub>	Address Valid to End of Write	7	-	8	-	
t <sub>CW</sub>	Chip Enable to End of Write	7	-	8	-	
t <sub>AS</sub>	Address Set Up Time	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time	1	-	1	-	
t <sub>OEW</sub>	Output Enable Time from $\overline{WE}$	1	-	1	-	
t <sub>ODW</sub>	Output Disable Time from $\overline{WE}$	-	5	-	6	
t <sub>DS</sub>	Data Set Up Time	6	-	7	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	

### AC TEST CONDITIONS


Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1

Fig. 1




TIMING WAVEFORMS


READ CYCLE (1)



WRITE CYCLE 1 (5) ( $\overline{WE}$  Controlled Write)




WRITE CYCLE 2 (5) ( $\overline{CE}$  Controlled Write)



# TC55B417P/J-10, -12

- Note: 1.  $\overline{WE}$  is High for Read Cycle.
2. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after  $\overline{WE}$  Low transition, outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to  $\overline{WE}$  High transition, outputs remain in a high impedance state.
4. The Operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
5. The  $\overline{OE}$  input can be held on low ( $V_{IL}$ ) in write cycle.
6. These parameters are specified as follows and measured by using the load shown in Fig. 1.
1. (A)  $t_{COE}, t_{OEE}, t_{OE\overline{W}}$  ..... Output Enable Time
  - (B)  $t_{COD}, t_{ODO}, t_{OD\overline{W}}$  ..... Output Disable Time



**TOSHIBA**

DATA BOOK

**MOS MEMORY**  
(VRAM, SRAM)

**1991**

# INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.


These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.

We hope this information will be very useful for you.


Nov. 1991

TOSHIBA CORPORATION  
Semiconductor Group

DIP22-P-300






DIP24-P-300B





SOJ24-P-300



SOJ24-P-300A

