

# TC55B4257P/J-12,-15,-20

TENTATIVE DATA

262,144 WORD × 4 BIT BiCMOS STATIC RAM

PRELIMINARY

DESCRIPTION

The TC55B4257P/J is a 1,048,576 bits high speed static random access memory organized as 262,144 words by 4 bits using BiCMOS technology, and operated from a single 5-volt supply. Toshiba's BiCMOS technology and advanced circuit form provide high speed feature.

The TC55B4257P/J has low power feature with device control using Chip Enable ( $\overline{CE}$ ), and has Output Enable Input ( $\overline{OE}$ ) for fast memory access.


The TC55B4257P/J is suitable for use in various application systems where high speed is required as cache memory, high speed storage, main memory, and so on. All Inputs and Outputs are directly TTL compatible.

The TC55B4257P/J is moulded in 32 pin standard DIP and SOJ with 400 mil width for high density surface assembly.

FEATURES

- Fast access time :
  - TC55B4257P/J-12      12ns (MAX.)
  - TC55B4257P/J-15      15ns (MAX.)
  - TC55B4257P/J-20      20ns (MAX.)
- Low power dissipation
  - Operation : TC55B4257P/J-12    130mA (MAX.)
  - TC55B4257P/J-15    130mA (MAX.)
  - TC55B4257P/J-20    130mA (MAX.)
  - Standby :                            10mA (MAX.)
- 5V single power supply : 5V ± 10%
- Fully static operation
- All Inputs and Outputs : TTL compatible
- Output buffer control :  $\overline{OE}$
- Package
  - TC55B4257P : DIP32-P-400
  - TC55B4257J : SOJ32-P-400A


PIN CONNECTION



PIN NAMES

A0~A17	Address Inputs
I/O1~I/O4	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power (+ 5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



# TC55B4257P/J-12,-15,-20

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
$V_{DD}$	Power Supply Voltage	-0.5~7.0	V
$V_{IN}$	Input Terminal Voltage	-2.0*~7.0	V
$V_{I/O}$	I/O Terminal Voltage	-0.5*~ $V_{DD} + 0.5$	V
$P_D$	Power Dissipation	900	mW
$T_{solder}$	Soldering Temperature · Time	260 · 10	°C · sec
$T_{strg}$	Storage Temperature	-65~150	°C
$T_{opr}$	Operating Temperature	-10~85	°C

\*: -3V with a pulse width of 10ns

## DC RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.2	-	$V_{DD} + 0.5$	V
$V_{IL}$	Input Low Voltage	-0.5*	-	0.8	V

\*: -3V with a pulse width of 10ns

## DC and OPERATING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ , $V_{DD} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
$I_{IL}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	$\pm 10$	$\mu\text{A}$
$I_{OH}$	Output High Current	$V_{OH} = 2.4V$	-4	-	-	mA
$I_{OL}$	Output Low Current	$V_{OL} = 0.4V$	8	-	-	mA
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 10$	$\mu\text{A}$
$I_{DDO}$	Operating Current	tcycle = Min cycle, $\overline{CE} = V_{IL}$ , $I_{out} = 0\text{mA}$ Other Inputs = $V_{IH}/V_{IL}$	-	-	130	mA
$I_{DDs1}$	Standby Current	$\overline{CE} = V_{IH}$ Other Inputs = $V_{IH}/V_{IL}$	-	-	30	mA
$I_{DDs2}$		$\overline{CE} = V_{DD} - 0.2V$ Other Inputs = $V_{DD} - 0.2V$ or $0.2V$	-	-	10	

CAPACITANCE (Ta = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	6	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>I/O</sub> = GND	8	pF

Note : This parameter is periodically sampled and is not 100% tested.

TRUTH TABLE

MODE	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	I/O	POWER
Read	L	L	H	Dout	I <sub>DDO</sub>
Write	L	*	L	Din	I <sub>DDO</sub>
Output Disabled	L	H	H	High - Z	I <sub>DDO</sub>
Standby	H	*	*	High - Z	I <sub>DDs</sub>

\* High or Low

# TC55B4257P/J-12,-15,-20

AC CHARACTERISTICS (Ta = 0~70°C<sup>(4)</sup>, V<sub>DD</sub> = 5V ± 10%)

## READ CYCLE

SYMBOL	PARAMETER	TC55B4257P/J - 12		TC55B4257P/J - 15		TC55B4257P/J - 20		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	12	-	15	-	20	-	ns
t <sub>ACC</sub>	Address Access Time	-	12	-	15	-	20	
t <sub>CO</sub>	Chip Enable Access Time	-	12	-	15	-	20	
t <sub>OE</sub>	Output Enable Access Time	-	7	-	8	-	10	
t <sub>COE</sub>	Output Enable Time from $\overline{CE}$	4	-	4	-	4	-	
t <sub>COD</sub>	Output Disable Time from $\overline{CE}$	-	6	-	7	-	8	
t <sub>OEE</sub>	Output Enable Time from $\overline{OE}$	0	-	0	-	0	-	
t <sub>ODO</sub>	Output Disable Time from $\overline{OE}$	-	5	-	6	-	7	
t <sub>OH</sub>	Output Data Hold Time from Address Change	4	-	4	-	4	-	
t <sub>PU</sub>	Chip Selection to Power Up Time	0	-	0	-	0	-	
t <sub>PD</sub>	Chip Deselection to Power Down Time	-	12	-	15	-	20	


## WRITE CYCLE

SYMBOL	PARAMETER	TC55B4257P/J - 12		TC55B4257P/J - 15		TC55B4257P/J - 20		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	12	-	15	-	20	-	ns
t <sub>WP</sub>	Write Pulse Width	8	-	9	-	10	-	
t <sub>AW</sub>	Address Valid to End of Write	9	-	10	-	11	-	
t <sub>CW</sub>	Chip Enable to End of Write	8	-	9	-	10	-	
t <sub>AS</sub>	Address Set Up Time	0	-	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time	1	-	1	-	1	-	
t <sub>OE<sub>W</sub></sub>	Output Enable Time from $\overline{WE}$	1	-	1	-	1	-	
t <sub>OD<sub>W</sub></sub>	Output Disable Time from $\overline{WE}$	-	6	-	7	-	8	
t <sub>DS</sub>	Data Set Up Time	7	-	8	-	9	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	

## AC TEST CONDITIONS


Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1

Fig. 1




TIMING WAVEFORMS


READ CYCLE (1)



WRITE CYCLE 1 (5) ( $\overline{WE}$  Controlled Write)




WRITE CYCLE 2 (5) ( $\overline{CE}$  Controlled Write)



Note :

1.  $\overline{WE}$  is High for Read Cycle.
2. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after  $\overline{WE}$  Low transition, outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to  $\overline{WE}$  High transition, outputs remain in a high impedance state.
4. The Operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
5. The  $\overline{OE}$  input can be held on low ( $V_{IL}$ ) in write cycle.
6. These parameters are specified as follows and measured by using the load shown in Fig. 1.
 

(A) $t_{COE}, t_{OEE}, t_{OEw}$	.....	Output Enable Time
(B) $t_{COD}, t_{ODO}, t_{ODW}$	.....	Output Disable Time



**TOSHIBA**

DATA BOOK

**MOS MEMORY**  
(VRAM, SRAM)

**1991**

# INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.

These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.


We hope this information will be very useful for you.

Nov. 1991


TOSHIBA CORPORATION  
Semiconductor Group




DIP32-P-300



DIP32-P-400



SOJ32-P-400A



SOJ40-P-400

