

# TC55B88P/J-10, -12

8,192 WORD × 8 BIT BiCMOS STATIC RAM

## DESCRIPTION

The TC55B88P/J is a 65,536 bits high speed static random access memory organized as 8,192 words by 8 bits using BiCMOS technology, and operated from a single 5-volt supply. Toshiba's BiCMOS technology and advanced circuit form provides high speed feature.

The TC55B88P/J has low power feature with device control using Chip Enable ( $\overline{CE1}/CE2$ ), and has Output Enable Input ( $\overline{OE}$ ) for fast memory access.


The TC55B88P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Outputs are directly TTL compatible.

The TC55B88P/J is moulded in 28 pin standard DIP and SOJ with 300 mil width for high density surface assembly.

## FEATURES

- Fast access time :
  - TC55B88P/J-10            10ns (MAX.)
  - TC55B88P/J-12            12ns (MAX.)
- Low power dissipation :
  - Operation                    155mA (MAX.)
  - Standby                        10mA (MAX.)
- Fully static operation
- 5V single power supply :
  - 10 :  $5V \pm 5\%$  / - 12 :  $5V \pm 10\%$
- Directly TTL compatible: All Inputs and Outputs
- Output buffer control :  $\overline{OE}$
- Package :
  - TC55B88P : DIP28-P-300B
  - TC55B88J : SOJ28-P-300A


## PIN CONNECTION



## PIN NAMES

A0~A12	Address Inputs
I/O1~I/O8	Data Inputs/Outputs
$\overline{CE1}, CE2$	Chip Enable Inputs
WE	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power (+5V)
GND	Ground
N.C.	No Connection

## BLOCK DIAGRAM



# TC55B88P/J-10, -12

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
$V_{DD}$	Power Supply Voltage	-0.5~7.0	V
$V_{IN}$	Input Voltage	-2.0~7.0	V
$V_{OUT}$	Output Voltage	-0.5~ $V_{DD} + 0.5$	V
$P_D$	Power Dissipation	1.0	W
$T_{solder}$	Soldering Temperature · Time	260 · 10	°C · sec
$T_{strg}$	Storage Temperature	-65~150	°C
$T_{opr}$	Operating Temperature	-10~85	°C

## DC RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	-10	4.75	5.25	V
		-12	4.5	5.5	
$V_{IH}$	Input High Voltage	2.2	-	$V_{DD} + 0.5$	V
$V_{IL}$	Input Low Voltage	-0.5 *	-	0.8	V

\* -3V Pulse Width : 10ns

## DC and OPERATING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ , -10 : $V_{DD} = 5V \pm 5\%$ / -12 : $V_{DD} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
$I_{IL}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	$\pm 10$	$\mu\text{A}$	
$I_{OH}$	Output High Current	$V_{OH} = 2.4V$	-4	-	-	mA	
$I_{OL}$	Output Low Current	$V_{OL} = 0.4V$	8	-	-	mA	
$I_{LO}$	Output Leakage Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 10$	$\mu\text{A}$	
$I_{DDO}$	Operating Current	tcycle = Min cycle $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$ Other Inputs = $V_{IH}/V_{IL}$ $I_{OUT} = 0\text{mA}$	$V_{DD} = 5.25V$ -10	-	-	155	mA
			$V_{DD} = 5.5V$ -12	-	-		
$I_{BDS1}$	Standby Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ Other Inputs = $V_{IH}/V_{IL}$	$V_{DD} = 5.25V$ -10	-	-	30	mA
			$V_{DD} = 5.5V$ -12	-	-		
$I_{BDS2}$		$\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$ Other Inputs = $V_{DD} - 0.2V$ or $0.2V$	-	-	10		

## CAPACITANCE ( $T_a = 25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = \text{GND}$	7	pF

NOTE : This parameter is periodically sampled and is not 100% tested.

## AC CHARACTERISTICS (Ta = 0~70°C (1), -10 : V<sub>DD</sub> = 5V ± 5% / -12 : V<sub>DD</sub> = 5V ± 10%)

### READ CYCLE

SYMBOL	PARAMETER	TC55B88P/J - 10		TC55B88P/J - 12		UNIT
		MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	10	-	12	-	ns
t <sub>ACC</sub>	Address Access Time	-	10	-	12	
t <sub>CO1</sub>	$\overline{CE1}$ Access Time	-	10	-	12	
t <sub>CO2</sub>	CE2 Access Time	-	10	-	12	
t <sub>OE</sub>	$\overline{OE}$ Access Time	-	6	-	7	
t <sub>OH</sub>	Output Data Hold Time from Address Change	3	-	3	-	
t <sub>COE</sub>	Output Enable Time from $\overline{CE1}$ or CE2	3	-	3	-	
t <sub>COD</sub>	Output Disable Time from $\overline{CE1}$ or CE2	-	5	-	6	
t <sub>OEE</sub>	Output Enable Time from $\overline{OE}$	1	-	1	-	
t <sub>ODO</sub>	Output Disable Time from $\overline{OE}$	-	5	-	6	
t <sub>PU</sub>	Chip Selection to Power Up Time	0	-	0	-	
t <sub>PD</sub>	Chip Deselection to Power Down Time	-	10	-	12	


### WRITE CYCLE

SYMBOL	PARAMETER	TC55B88P/J - 10		TC55B88P/J - 12		UNIT
		MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	10	-	12	-	ns
t <sub>CW</sub>	Chip Enable to End of Write	7	-	8	-	
t <sub>AS</sub>	Address Set Up Time	0	-	0	-	
t <sub>AW</sub>	Address Valid to End of Write	7	-	8	-	
t <sub>WP</sub>	Write Pulse Width	6	-	7	-	
t <sub>WR</sub>	Write Recovery Time	1	-	1	-	
t <sub>DS</sub>	Data Set Up Time	6	-	7	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	
t <sub>OEW</sub>	Output Enable Time from $\overline{WE}$	1	-	1	-	
t <sub>ODW</sub>	Output Disable Time from $\overline{WE}$	-	5	-	6	

### AC TEST CONDITIONS


Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1

Fig. 1




TIMING WAVEFORMS


READ CYCLE (2)




WRITE CYCLE 1 (5) ( $\overline{WE}$  Controlled Write)



WRITE CYCLE 2 (5) ( $\overline{\text{CE1}}$  Controlled Write)



WRITE CYCLE 3 (5) ( $\text{CE2}$  Controlled Write)





**TOSHIBA**

DATA BOOK

**MOS MEMORY**  
(VRAM, SRAM)

**1991**

# INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.

These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.


We hope this information will be very useful for you.

Nov. 1991


TOSHIBA CORPORATION  
Semiconductor Group






DIP28-P-300A



DIP28-P-300B



SOJ26-P-350



SOJ28-P-300A

